The device currently generating addresses for the expansion bus.  There is
only one master on the bus at a time, this being insured by the bus
arbitration logic.  The master also drives data on writes, the read,
cycle, and data strobes, and several other signals.

[Back to Amiga Developer Docs]